Static Random Access Memories
نویسندگان
چکیده
Testing static random access memories (SRAM’s) for all possible failures is not feasible. We have to restrict the class of faults to he considered. This restricted class is called a fault model. A fault model for SRAM’s is presented based on physical spot defects, which are modeled as local disturbances in the layout of an SRAM. Two linear test algorithms are proposed, that cover 100% of the faults under the fault model. A general solution is given for testing word oriented SRAM’s. The practical validity of the fault model and the two test algorithms are verified by a large number of actual wafer tests and device failure analyses.
منابع مشابه
Low Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)
Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...
متن کاملTest and Reliability of Magnetic Random Access Memories
Magnetic Random Access Memories (MRAMs) are “Spintronics” devices that store data in Magnetic Tunnel Junctions (MTJs) and have high data processing speed, low power consumption and high integration density compared with FLASH memories. Also, MRAM offers relative large Tunnel Magneto Resistance (TMR) at room temperature and it is compatible with Complementary Metal Oxide Semiconductor (CMOS) pro...
متن کاملSOI for Digital CMOS VLSI: Design Considerations and Advances
This paper reviews the recent advances of silicon-on-insulator (SOI) technology for complementary metal–oxide–semiconductor (CMOS) very-large-scale-integration memory and logic applications. Static random access memories (SRAM’s), dynamic random access memories (DRAM’s), and digital CMOS logic circuits are considered. Particular emphases are placed on the design issues and advantages resulting ...
متن کاملA Survey of Design Low Power Static Random Access Memory
In this field research paper explores the design and analysis of Static Random Access memories (SRAMs) that focuses on optimizing delay and power. CMOS SRAM cell consumes very less power and have less read and write time. Higher cell ratios will decrease the read and write time and improve stability. PMOS semiconductor unit with fewer dimensions reduces the ability consumption. During this pape...
متن کاملLow Power and High Performance SRAM-based Architecture for TCAM...V.Gopinath et al.,
Ternary content addressable memories (TCAMs) perform high-speed lookup operation but when compared with static random access memories (SRAMs), TCAMs have certain limitations such as low storage density, relatively slow access time, low scalability, complex circuitry, and are very expensive. Thus, can we use the benefits of SRAM by configuring it (with additional logic) to enable it to behave li...
متن کامل